The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage

Rahul Rithe, Sharon Chou, Jie Gu, Alice Wang, Satyendra Datla, Gordon Gammie, Dennis Buss, Anantha Chandrakasan. The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage. IEEE Trans. VLSI Syst., 20(5):911-924, 2012. [doi]

Authors

Rahul Rithe

This author has not been identified. Look up 'Rahul Rithe' in Google

Sharon Chou

This author has not been identified. Look up 'Sharon Chou' in Google

Jie Gu

This author has not been identified. Look up 'Jie Gu' in Google

Alice Wang

This author has not been identified. Look up 'Alice Wang' in Google

Satyendra Datla

This author has not been identified. Look up 'Satyendra Datla' in Google

Gordon Gammie

This author has not been identified. Look up 'Gordon Gammie' in Google

Dennis Buss

This author has not been identified. Look up 'Dennis Buss' in Google

Anantha Chandrakasan

This author has not been identified. Look up 'Anantha Chandrakasan' in Google