Rahul Rithe, Sharon Chou, Jie Gu, Alice Wang, Satyendra Datla, Gordon Gammie, Dennis Buss, Anantha Chandrakasan. The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage. IEEE Trans. VLSI Syst., 20(5):911-924, 2012. [doi]
No references recorded for this publication.
No citations of this publication recorded.