Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Subhendu Roy, Mihir R. Choudhury, Ruchir Puri, David Z. Pan. Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 35(5):820-831, 2016. [doi]

This author has not been identified. Look up 'Subhendu Roy' in GoogleThis author has not been identified. Look up 'Mihir R. Choudhury' in GoogleThis author has not been identified. Look up 'Ruchir Puri' in GoogleThis author has not been identified. Look up 'David Z. Pan' in Google

runs on WebDSL