A 1.0ns 64-bits GaAs Adder using Quad tree algorithm

Philippe Royannez, Amara Amara. A 1.0ns 64-bits GaAs Adder using Quad tree algorithm. In 6th Great Lakes Symposium on VLSI (GLS-VLSI 96), March 22-23, 1996, Ames, IA, USA. pages 24-28, IEEE Computer Society, 1996. [doi]

Authors

Philippe Royannez

This author has not been identified. Look up 'Philippe Royannez' in Google

Amara Amara

This author has not been identified. Look up 'Amara Amara' in Google