Improved wafer-level spatial analysis for I_DDQ limit setting

Sagar S. Sabade, D. M. H. Walker. Improved wafer-level spatial analysis for I_DDQ limit setting. In Proceedings IEEE International Test Conference 2001, Baltimore, MD, USA, 30 October - 1 November 2001. pages 82-91, IEEE Computer Society, 2001.

Abstract

Abstract is missing.