A Model Study of Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication in 2.5D Integration

Rakshith Saligram, Ankit Kaul, Muhannad S. Bakir, Arijit Raychowdhury. A Model Study of Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication in 2.5D Integration. In 28th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SOC 2020, Salt Lake City, UT, USA, October 5-7, 2020. pages 159-164, IEEE, 2020. [doi]

Abstract

Abstract is missing.