The following publications are possibly variants of this publication:
- Low-area scalable hardware architecture for DMM-1 encoder of 3D-HEVC video coding standardGustavo Sanchez, Filipo Mór, Luciano Volcan Agostini, César A. M. Marcon. sbcci 2017: 36-40 [doi]
- 6WR: A Hardware Friendly 3D-HEVC DMM-1 Algorithm and its Energy-Aware and High-Throughput DesignMurilo R. Perleberg, Vinicius Borges, Vladimir Afonso, Daniel Palomino 0001, Luciano Agostini, Marcelo Schiavon Porto. tcas, 67-II(5):836-840, 2020. [doi]
- 3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore SystemsGustavo Sanchez, Luciano Luciano Agostini, Leonel Sousa, César A. M. Marcon. sbcci 2018: 1-5 [doi]
- A Hardware Design for 3D-HEVC Depth Intra Skip with Synthesized View Distortion ChangeVinicius Borges, Murilo R. Perleberg, Vladimir Afonso, Marcelo Schiavon Porto, Luciano Agostini. sbcci 2020: 1-6 [doi]
- Low-power and high-throughput hardware design for the 3D-HEVC depth intra skipVladimir Afonso, Altamiro Amadeu Susin, Luan Audibert, Mário Saldanha, Ruhan Conceicao, Marcelo Schiavon Porto, Bruno Zatt, Luciano Volcan Agostini. iscas 2017: 1-4 [doi]
- Energy-aware light-weight DMM-1 patterns decoders with efficiently storage in 3D-HEVCGustavo Sanchez, Luciano Volcan Agostini, César A. M. Marcon. sbcci 2016: 1-6 [doi]
- High Efficient Architecture for 3D-HEVC DMM-1 Decoder Targeting 1080p VideosGustavo Sanchez, Luciano Volcan Agostini, César A. M. Marcon. iscas 2018: 1-5 [doi]
- Solutions for DMM-1 complexity reduction in 3D-HEVC based on gradient calculationMário Saldanha, Bruno Zatt, Marcelo Schiavon Porto, Luciano Volcan Agostini, Gustavo Sanchez. lascas 2016: 211-214 [doi]