17.2 A 66fsrmsJitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Alessio Santiccioli, Mario Mercandelli, Luca Bertulessi, Angelo Parisi, Dmytro Cherniak, Andrea Leonardo Lacaita, Carlo Samori, Salvatore Levantino. 17.2 A 66fsrmsJitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking. In 2020 IEEE International Solid- State Circuits Conference, ISSCC 2020, San Francisco, CA, USA, February 16-20, 2020. pages 268-270, IEEE, 2020. [doi]

This author has not been identified. Look up 'Alessio Santiccioli' in GoogleThis author has not been identified. Look up 'Mario Mercandelli' in GoogleThis author has not been identified. Look up 'Luca Bertulessi' in GoogleThis author has not been identified. Look up 'Angelo Parisi' in GoogleThis author has not been identified. Look up 'Dmytro Cherniak' in GoogleThis author has not been identified. Look up 'Andrea Leonardo Lacaita' in GoogleThis author has not been identified. Look up 'Carlo Samori' in GoogleThis author has not been identified. Look up 'Salvatore Levantino' in Google

runs on WebDSL