Dipankar Sarkar. Status Condition Analysis during Data Path Verification of Sequential Circuits. In 13th International Conference on VLSI Design (VLSI Design 2000), 4-7 January 2000, Calcutta, India. pages 70-75, IEEE Computer Society, 2000. [doi]
Abstract is missing.