A 5-MHz, 3.6-mW, 1.4-V SRAM with nonboosted, vertical bipolar bit-line contact memory cell

Hirotoshi Sato, Hideaki Nagaoka, Hiroaki Honda, Yukio Maki, Tomohisa Wada, Yutaka Arita, Kazuhito Tsutsumi, Makoto Taniguchi, Michihiro Yamada. A 5-MHz, 3.6-mW, 1.4-V SRAM with nonboosted, vertical bipolar bit-line contact memory cell. J. Solid-State Circuits, 33(11):1672-1681, 1998. [doi]

Authors

Hirotoshi Sato

This author has not been identified. Look up 'Hirotoshi Sato' in Google

Hideaki Nagaoka

This author has not been identified. Look up 'Hideaki Nagaoka' in Google

Hiroaki Honda

This author has not been identified. Look up 'Hiroaki Honda' in Google

Yukio Maki

This author has not been identified. Look up 'Yukio Maki' in Google

Tomohisa Wada

This author has not been identified. Look up 'Tomohisa Wada' in Google

Yutaka Arita

This author has not been identified. Look up 'Yutaka Arita' in Google

Kazuhito Tsutsumi

This author has not been identified. Look up 'Kazuhito Tsutsumi' in Google

Makoto Taniguchi

This author has not been identified. Look up 'Makoto Taniguchi' in Google

Michihiro Yamada

This author has not been identified. Look up 'Michihiro Yamada' in Google