A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector

Jafar Savoj, Behzad Razavi. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector. J. Solid-State Circuits, 36(5):761-768, 2001. [doi]

Abstract

Abstract is missing.