Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
José E. Schutt-Ainé, Patrick Goh. Phase-locked loop simulations using the latency insertion method. In 4th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2013, Cusco, Peru, February 27 - March 1, 2013. pages 1-4, IEEE, 2013. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion MethodWei-Chun Chin, Andrei Pashkovich, José E. Schutt-Ainé, Nur Syazreen Ahmad, Patrick Goh. access, 9:159334-159348, 2021. [doi]
The following publications are possibly variants of this publication: