Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias

Breeta SenGupta, Urban Ingelsson, Erik Larsson. Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias. In Vishwani D. Agrawal, Srimat T. Chakradhar, editors, 25th International Conference on VLSI Design, VLSID 2012, Hyderabad, India, January 7-11, 2012. pages 442-447, IEEE, 2012. [doi]

Abstract

Abstract is missing.