Generalized Power-Delay Metrics in Deep Submicron CMOS Designs

Dipanjan Sengupta, Resve Saleh. Generalized Power-Delay Metrics in Deep Submicron CMOS Designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 26(1):183-189, 2007. [doi]

Abstract

Abstract is missing.