A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jae-sun Seo, Bernard Brezzo, Yong Liu, Benjamin D. Parker, Steven K. Esser, Robert K. Montoye, Bipin Rajendran, José A. Tierno, Leland Chang, Dharmendra S. Modha, Daniel J. Friedman. A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In Rakesh Patel, Tom Andre, Aurangzeb Khan, editors, 2011 IEEE Custom Integrated Circuits Conference, CICC 2011, San Jose, CA, USA, Sept. 19-21, 2011. pages 1-4, IEEE, 2011. [doi]

This author has not been identified. Look up 'Jae-sun Seo' in GoogleThis author has not been identified. Look up 'Bernard Brezzo' in GoogleThis author has not been identified. Look up 'Yong Liu' in GoogleThis author has not been identified. Look up 'Benjamin D. Parker' in GoogleThis author has not been identified. Look up 'Steven K. Esser' in GoogleThis author has not been identified. Look up 'Robert K. Montoye' in GoogleThis author has not been identified. Look up 'Bipin Rajendran' in GoogleThis author has not been identified. Look up 'José A. Tierno' in GoogleThis author has not been identified. Look up 'Leland Chang' in GoogleThis author has not been identified. Look up 'Dharmendra S. Modha' in GoogleThis author has not been identified. Look up 'Daniel J. Friedman' in Google

runs on WebDSL