Silicon-Proven Timing Signoff Methodology Using Hazard-Free Robust Path Delay Tests

Ankit Shah, Raman Nayyar, Arani Sinha. Silicon-Proven Timing Signoff Methodology Using Hazard-Free Robust Path Delay Tests. IEEE Design & Test of Computers, 37(4):7-13, 2020. [doi]

Bibliographies