Exploiting Component/Event-Level Parallelism in Concurrent Fault and Design Error Simulation

Saghir A. Shaikh, Stephen A. Szygenda. Exploiting Component/Event-Level Parallelism in Concurrent Fault and Design Error Simulation. In Proceedings 30st Annual Simulation Symposium (SS 97), April 7-9, 1997, Atlanta, GA, USA. pages 64, IEEE Computer Society, 1997. [doi]

Abstract

Abstract is missing.