A 12-Bit 31.1- $\mu$ W 1-MS/s SAR ADC With On-Chip Input-Signal-Independent Calibration Achieving 100.4-dB SFDR Using 256-fF Sampling Capacitance - researchr publication

researchr

You are not signed in
Sign in
Sign up

Junhua Shen, Akira Shikata, Anping Liu, Baozhen Chen, Frederick Chalifoux. A 12-Bit 31.1- $\mu$ W 1-MS/s SAR ADC With On-Chip Input-Signal-Independent Calibration Achieving 100.4-dB SFDR Using 256-fF Sampling Capacitance. J. Solid-State Circuits, 54(4):937-947, 2019. [doi]

Abstract is missing.

runs on WebDSL