The following publications are possibly variants of this publication:
- A 12-Bit 31.1UW 1MS/S SAR ADC with On-Chip Input-Signal-Independent Calibration Achieving 100.4DB SFDR Using 256FF Sampling CapacitanceJunhua Shen, Akira Shikata, Anping Liu, Frederick Chalifoux. vlsic 2018: 91-92 [doi]
- A 16-Bit 1-MS/s Pseudo-Differential SAR ADC With Digital Calibration and DNL Enhancement Achieving 92 dB SNDRPanpan Zhang, Wenjiang Feng, Peng Zhao, Xiaoping Chen, Zongjiang Zhang. access, 7:119166-119180, 2019. [doi]
- A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibrationWenbo Liu, Pingli Huang, Yun Chiu. cicc 2012: 1-4 [doi]