Power-Aware Compiler Controllable Chip Multiprocessor - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hiroaki Shikano, Jun Shirako, Yasutaka Wada, Keiji Kimura, Hironori Kasahara. Power-Aware Compiler Controllable Chip Multiprocessor. In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007), Brasov, Romania, September 15-19, 2007. pages 427, IEEE Computer Society, 2007. [doi]

This author has not been identified. Look up 'Hiroaki Shikano' in GoogleThis author has not been identified. Look up 'Jun Shirako' in GoogleThis author has not been identified. Look up 'Yasutaka Wada' in GoogleThis author has not been identified. Look up 'Keiji Kimura' in GoogleThis author has not been identified. Look up 'Hironori Kasahara' in Google

runs on WebDSL