Crosstalk Fault Reduction and Simulation for Clock-Delayed Domino Circuits

Kazuya Shimizu, Noriyoshi Itazaki, Kozo Kinoshita. Crosstalk Fault Reduction and Simulation for Clock-Delayed Domino Circuits. In 11th Asian Test Symposium (ATS 2002), 18-20 November 2002, Guam, USA. pages 176-181, IEEE Computer Society, 2002. [doi]

Authors

Kazuya Shimizu

This author has not been identified. Look up 'Kazuya Shimizu' in Google

Noriyoshi Itazaki

This author has not been identified. Look up 'Noriyoshi Itazaki' in Google

Kozo Kinoshita

This author has not been identified. Look up 'Kozo Kinoshita' in Google