A 22nm 32Mb Embedded STT-MRAM Macro Achieving 5.9ns Random Read Access and 5.8MB/s Write Throughput at up to Tj of 150 °C - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Takahiro Shimoi, Ken Matsubara, Tomoya Saito, Tomoya Ogawa, Yasuhiko Taito, Yoshinobu Kaneda, Masayuki Izuna, Koichi Takeda, Hidenori Mitani, Takashi Ito, Takashi Kono. A 22nm 32Mb Embedded STT-MRAM Macro Achieving 5.9ns Random Read Access and 5.8MB/s Write Throughput at up to Tj of 150 °C. In IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), Honolulu, HI, USA, June 12-17, 2022. pages 134-135, IEEE, 2022. [doi]

This author has not been identified. Look up 'Takahiro Shimoi' in GoogleThis author has not been identified. Look up 'Ken Matsubara' in GoogleThis author has not been identified. Look up 'Tomoya Saito' in GoogleThis author has not been identified. Look up 'Tomoya Ogawa' in GoogleThis author has not been identified. Look up 'Yasuhiko Taito' in GoogleThis author has not been identified. Look up 'Yoshinobu Kaneda' in GoogleThis author has not been identified. Look up 'Masayuki Izuna' in GoogleThis author has not been identified. Look up 'Koichi Takeda' in GoogleThis author has not been identified. Look up 'Hidenori Mitani' in GoogleThis author has not been identified. Look up 'Takashi Ito' in GoogleThis author has not been identified. Look up 'Takashi Kono' in Google

runs on WebDSL