Tight integration of timing-driven synthesis and placement of parallel multiplier circuits

Keoncheol Shin, Taewhan Kim. Tight integration of timing-driven synthesis and placement of parallel multiplier circuits. IEEE Trans. VLSI Syst., 12(7):766-775, 2004. [doi]

Abstract

Abstract is missing.