Automatic Selection of Process Corner Simulations for Faster Design Verification

Michael Shoniker, Oleg Oleynikov, Bruce F. Cockburn, Jie Han, Manish Rana, Witold Pedrycz. Automatic Selection of Process Corner Simulations for Faster Design Verification. IEEE Trans. on CAD of Integrated Circuits and Systems, 37(6):1312-1316, 2018. [doi]

Authors

Michael Shoniker

This author has not been identified. Look up 'Michael Shoniker' in Google

Oleg Oleynikov

This author has not been identified. Look up 'Oleg Oleynikov' in Google

Bruce F. Cockburn

This author has not been identified. Look up 'Bruce F. Cockburn' in Google

Jie Han

This author has not been identified. Look up 'Jie Han' in Google

Manish Rana

This author has not been identified. Look up 'Manish Rana' in Google

Witold Pedrycz

This author has not been identified. Look up 'Witold Pedrycz' in Google