Automatic Selection of Process Corner Simulations for Faster Design Verification - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Michael Shoniker, Oleg Oleynikov, Bruce F. Cockburn, Jie Han, Manish Rana, Witold Pedrycz. Automatic Selection of Process Corner Simulations for Faster Design Verification. IEEE Trans. on CAD of Integrated Circuits and Systems, 37(6):1312-1316, 2018. [doi]

The following publications are possibly variants of this publication:

Minimizing the number of process corner simulations during design verificationMichael Shoniker, Bruce F. Cockburn, Jie Han, Witold Pedrycz. date 2015: 289-292 [doi]

runs on WebDSL