A 1.2 V, 33 ppm/°C, 40 nW, regeneration based BGR circuit for nanowatt CMOS LSIs

Abhishek Shrivastava, Amandeep Kaur, Mukul Sarkar. A 1.2 V, 33 ppm/°C, 40 nW, regeneration based BGR circuit for nanowatt CMOS LSIs. In International SoC Design Conference, ISOCC 2017, Seoul, Korea (South), November 5-8, 2017. pages 111-112, IEEE, 2017. [doi]

Authors

Abhishek Shrivastava

This author has not been identified. Look up 'Abhishek Shrivastava' in Google

Amandeep Kaur

This author has not been identified. Look up 'Amandeep Kaur' in Google

Mukul Sarkar

This author has not been identified. Look up 'Mukul Sarkar' in Google