A 1.2 V, 33 ppm/°C, 40 nW, regeneration based BGR circuit for nanowatt CMOS LSIs

Abhishek Shrivastava, Amandeep Kaur, Mukul Sarkar. A 1.2 V, 33 ppm/°C, 40 nW, regeneration based BGR circuit for nanowatt CMOS LSIs. In International SoC Design Conference, ISOCC 2017, Seoul, Korea (South), November 5-8, 2017. pages 111-112, IEEE, 2017. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.