A 16MHz BW 75dB DR CT ΔΣ ADC compensated for more than one cycle excess loop delay - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Vikas Singh, Nagendra Krishnapura, Shanthi Pavan, Baradwaj Vigraham, Nimit Nigania, Debasish Behera. A 16MHz BW 75dB DR CT ΔΣ ADC compensated for more than one cycle excess loop delay. In Rakesh Patel, Tom Andre, Aurangzeb Khan, editors, 2011 IEEE Custom Integrated Circuits Conference, CICC 2011, San Jose, CA, USA, Sept. 19-21, 2011. pages 1-4, IEEE, 2011. [doi]

This author has not been identified. Look up 'Vikas Singh' in GoogleThis author has not been identified. Look up 'Nagendra Krishnapura' in GoogleThis author has not been identified. Look up 'Shanthi Pavan' in GoogleThis author has not been identified. Look up 'Baradwaj Vigraham' in GoogleThis author has not been identified. Look up 'Nimit Nigania' in GoogleThis author has not been identified. Look up 'Debasish Behera' in Google

runs on WebDSL