A novel si-tunnel FET based SRAM design for ultra low-power 0.3V V::::::DD:::::: applications

J. Singh, Krishnan Ramakrishnan, S. Mookerjea, S. Datta, Narayanan Vijaykrishnan, D. K. Pradhan. A novel si-tunnel FET based SRAM design for ultra low-power 0.3V V::::::DD:::::: applications. In Proceedings of the 15th Asia South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, January 18-21, 2010. pages 181-186, IEEE, 2010. [doi]

Authors

J. Singh

This author has not been identified. Look up 'J. Singh' in Google

Krishnan Ramakrishnan

This author has not been identified. Look up 'Krishnan Ramakrishnan' in Google

S. Mookerjea

This author has not been identified. Look up 'S. Mookerjea' in Google

S. Datta

This author has not been identified. Look up 'S. Datta' in Google

Narayanan Vijaykrishnan

This author has not been identified. Look up 'Narayanan Vijaykrishnan' in Google

D. K. Pradhan

This author has not been identified. Look up 'D. K. Pradhan' in Google