32 Bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier

Raj Prakash Singh, Ankit K. Vashishtha, R. Krishna. 32 Bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier. In Sixth International Symposium on Embedded Computing and System Design, ISED 2016, Patna, India, December 15-17, 2016. pages 112-116, IEEE, 2016. [doi]

Abstract

Abstract is missing.