Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Debjit Sinha, Narendra V. Shenoy, Hai Zhou. Statistical Timing Yield Optimization by Gate Sizing. IEEE Trans. VLSI Syst., 14(10):1140-1146, 2006. [doi]
Abstract is missing.