Can Sitik, Weicheng Liu, Baris Taskin, Emre Salman. Design Methodology for Voltage-Scaled Clock Distribution Networks. IEEE Trans. VLSI Syst., 24(10):3080-3093, 2016. [doi]
No references recorded for this publication.
No citations of this publication recorded.