A post-processing methodology to improve the automatic design of CMOS gates at layout-level - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Gustavo H. Smaniotto, Regis Zanandrea, Maicon Schneider Cardoso, Renato Souza de Souza, Matheus T. Moreira, Felipe S. Marques, Leomar S. da Rosa. A post-processing methodology to improve the automatic design of CMOS gates at layout-level. In 24th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2017, Batumi, Georgia, December 5-8, 2017. pages 42-45, IEEE, 2017. [doi]

This author has not been identified. Look up 'Gustavo H. Smaniotto' in GoogleThis author has not been identified. Look up 'Regis Zanandrea' in GoogleThis author has not been identified. Look up 'Maicon Schneider Cardoso' in GoogleThis author has not been identified. Look up 'Renato Souza de Souza' in GoogleThis author has not been identified. Look up 'Matheus T. Moreira' in GoogleThis author has not been identified. Look up 'Felipe S. Marques' in GoogleThis author has not been identified. Look up 'Leomar S. da Rosa' in Google

runs on WebDSL