A post-processing methodology to improve the automatic design of CMOS gates at layout-level

Gustavo H. Smaniotto, Regis Zanandrea, Maicon Schneider Cardoso, Renato Souza de Souza, Matheus T. Moreira, Felipe S. Marques, Leomar S. da Rosa. A post-processing methodology to improve the automatic design of CMOS gates at layout-level. In 24th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2017, Batumi, Georgia, December 5-8, 2017. pages 42-45, IEEE, 2017. [doi]

Abstract

Abstract is missing.