An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults

Jack Smith, Tian Xia, Charles E. Stroud. An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults. J. Electronic Testing, 22(3):239-253, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.