Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports

Iftikhar A. Soomro, Mohammad Samie, Ian K. Jennions. Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports. IEEE Trans. on CAD of Integrated Circuits and Systems, 39(12):5225-5237, 2020. [doi]

Abstract

Abstract is missing.