A Hardware Accelerator and FPGA Realization for Reduced Visibility Graph Construction Using Efficient Bit Representations

K. Sridharan, T. K. Priya. A Hardware Accelerator and FPGA Realization for Reduced Visibility Graph Construction Using Efficient Bit Representations. IEEE Transactions on Industrial Electronics, 54(3):1800-1804, 2007. [doi]

Authors

K. Sridharan

This author has not been identified. Look up 'K. Sridharan' in Google

T. K. Priya

This author has not been identified. Look up 'T. K. Priya' in Google