Functional test pattern generation for maximizing temperature in 3D IC chip stack

Sudarshan Srinivasan, Sandip Kundu. Functional test pattern generation for maximizing temperature in 3D IC chip stack. In Keith A. Bowman, Kamesh V. Gadepally, Pallab Chatterjee, Mark M. Budnik, Lalitha Immaneni, editors, Thirteenth International Symposium on Quality Electronic Design, ISQED 2012, Santa Clara, CA, USA, March 19-21, 2012. pages 109-116, IEEE, 2012. [doi]

Abstract

Abstract is missing.