An analog PLL-based clock and data recovery circuit with high input jitter tolerance

Sam Yinshang Sun. An analog PLL-based clock and data recovery circuit with high input jitter tolerance. J. Solid-State Circuits, 24(2):325-330, April 1989. [doi]

Abstract

Abstract is missing.