A Floating Point Divider using Redundant Binary Circuits and an Asynchronous Clock Scheme - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Hiroaki Suzuki, Hiroshi Makino, Koichiro Mashiko, Hisanori Hamano. A Floating Point Divider using Redundant Binary Circuits and an Asynchronous Clock Scheme. In ICCD. pages 685-689, 1997.

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL