On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic

Naofumi Takagi, Shuzo Yajima. On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic. IEEE Transactions on Computers, 36(11):1310-1317, 1987.

Authors

Naofumi Takagi

This author has not been identified. Look up 'Naofumi Takagi' in Google

Shuzo Yajima

This author has not been identified. Look up 'Shuzo Yajima' in Google