On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic

Naofumi Takagi, Shuzo Yajima. On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic. IEEE Transactions on Computers, 36(11):1310-1317, 1987.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.