High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree

Naofumi Takagi, Hiroto Yasuura, Shuzo Yajima. High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree. IEEE Transactions on Computers, 34(9):789-796, 1985.

Abstract

Abstract is missing.