A sub-40-ns chain FRAM architecture with 7-ns cell-plate-line drive

Daisaburo Takashima, Susumu Shuto, Iwao Kunishima, Hiroyuki Takenaka, Yukihito Oowaki, Shin'ichi Tanaka. A sub-40-ns chain FRAM architecture with 7-ns cell-plate-line drive. J. Solid-State Circuits, 34(11):1557-1563, 1999. [doi]

Abstract

Abstract is missing.