Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration

Basavaraj Talwar, Shailesh Kulkarni, Bharadwaj Amrutur. Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration. In VLSI Design 2009: Improving Productivity through Higher Abstraction, The 22nd International Conference on VLSI Design, New Delhi, India, 5-9 January 2009. pages 163-168, IEEE, 2009. [doi]

Abstract

Abstract is missing.