High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder

Habib Ghasemizadeh Tamar, Akbar Ghasemizadeh Tamar, Khayrollah Hadidi, Abdollah Khoei, Pourya Hoseini. High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder. In 18th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2011, Beirut, Lebanon, December 11-14, 2011. pages 460-463, IEEE, 2011. [doi]

Authors

Habib Ghasemizadeh Tamar

This author has not been identified. Look up 'Habib Ghasemizadeh Tamar' in Google

Akbar Ghasemizadeh Tamar

This author has not been identified. Look up 'Akbar Ghasemizadeh Tamar' in Google

Khayrollah Hadidi

This author has not been identified. Look up 'Khayrollah Hadidi' in Google

Abdollah Khoei

This author has not been identified. Look up 'Abdollah Khoei' in Google

Pourya Hoseini

This author has not been identified. Look up 'Pourya Hoseini' in Google