High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder

Habib Ghasemizadeh Tamar, Akbar Ghasemizadeh Tamar, Khayrollah Hadidi, Abdollah Khoei, Pourya Hoseini. High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder. In 18th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2011, Beirut, Lebanon, December 11-14, 2011. pages 460-463, IEEE, 2011. [doi]

Abstract

Abstract is missing.