A 32-bank 256-Mb DRAM with cache and TAG

Satoru Tanoi, Yasuhiro Tanaka, Tetsuya Tanabe, Akio Eta, Toshio Inada, Ryoji Hamazaki, Yoshio Ohtsuki, Masaru Uesugi. A 32-bank 256-Mb DRAM with cache and TAG. J. Solid-State Circuits, 29(11):1330-1335, November 1994. [doi]

Abstract

Abstract is missing.