A 2M1M Crossbar Architecture: Memory

Mehri Teimoori, Amirali Amirsoleimani, Arash Ahmadi, Majid Ahmadi. A 2M1M Crossbar Architecture: Memory. IEEE Trans. VLSI Syst., 26(12):2608-2618, 2018. [doi]

Abstract

Abstract is missing.