Synthesis of Delay Verifiable Sequential Circuits using Partial Enhanced Scan

Ramesh C. Tekumalla, Premachandran R. Menon. Synthesis of Delay Verifiable Sequential Circuits using Partial Enhanced Scan. In ICCD. pages 648-653, 1997.

Abstract

Abstract is missing.